

20ECT-115

Unit 3

Counters

Counters counts the number of clock pulses.

Counter designing:

$$2^n \geq N$$

n = no. of flip-flop

N = no. of states

eg 1 :- Mod 5 counter

$$N = 5$$

$$2^n \geq N$$

$$2^n \geq 5$$

$$n = 3$$

eg: Decade counter (Mod-10 counter)

$$2^n \geq 10$$

$$n = 4$$

eg:- Design 3-bit counter.

n = 3 flip-flop required

$$2^n \geq N$$

$$2^3 \geq 8$$

$$N = 8$$


eg:- Mod 3 Mod 4 Mod 6

Mod 72



$$2^n \geq 72$$

$$n = 7$$



$$\frac{f}{N} = \frac{12}{12} = 1 \text{ KHz}$$


## Counters

### Synchronous Counters

① All the flip-flop are applied or connected with the same clock.


### Asynchronous Counter

All the flip-flops are applied or connected with different clock



(Synchronous)

CLK




(Asynchronous)

click




Synchronous

- ② fast
- ③  $T_{clk} \geq n \cdot t_{pd} \cdot t_{ff}$   
10nSec    10nSec    10nSec




Asynchronous


- slow
- $T_{clk} \geq n \cdot t_{pd} \cdot t_{ff}$   
 $n = \text{no. of flipflops}$   
delay of 30nSec



- ④ Random sequence possible




Fixed sequence



- ⑤ eg:- Johnson Counter  
Ring Counter


- eg:- Ripple Counter.





after 6 clock pulse

- ① 011011
- ② 010110
- ③ 010100
- ④ 010101



- ①  $F = \text{AND}(P, Q)$
- ②  $F = \text{OR}(P, Q)$
- ③  $F = \text{XOR}(P, Q)$
- ④  $F = \text{XNOR}(P, Q)$


20ECT-115

16/12/2020

Q Design asynchronous divide by 8 up counter and draw its timing waveforms?

→ Step 1:- mod-8,  $2^n \geq N$ ,  $2^n \geq 8$ ,  $2^n \geq 2^3$ ,  $n=3$   
 $n = \text{no. of flip flops} \ \& \ N = \text{no. of states}$

Step 2:- State Design:-






Step 3:- Fact 1 - All asynchronous circuit are designed by two flip-flops. J-K & T where  $J, K = 1$  &  $T = 1$  because we require these toggling action.

Fact 2 - In order to design asynchronous up counter.

- (i) Connect Q with the negative edge of the clock.  
OR  
(ii) Connect  $\bar{Q}$  with the positive edge of the clock.

Fact 3 - The flip-flop connected to first clock acts as LSB.

Step 4:- Design




Fact 4 - (i)  $Q_0$  toggles when negative edge of the clock is applied.

- (ii)  $Q_1$  toggles when  $Q_0$  changes from  $1 \rightarrow 0$ .  
(iii)  $Q_2$  toggles when  $Q_1$  changes from  $1 \rightarrow 0$ .



Step 5:- Truth-table

CLK	(MSB) $Q_2$	$Q_1$	$Q_0$ (LSB)
↑ 0	0	0	0
↓ 1	0	0	1
↓ 2	0	1	0
↓ 3	0	1	1
↓ 4	1	0	0
↓ 5	1	0	1
↓ 6	1	1	0
↓ 7	1	1	1
↓ 8	0	0	0






2 DECT-115

Q Design asynchronous divide by 8 down counter & draw its timing waveforms.


Step 1:-

$$2^n \geq N, 2^n \geq 8, 2^n \geq 2^3, n=3$$

Step 2:- State diagram



Step 3:-




- $Q_0$  toggles when +ve edge of the clock occurs
- $Q_1$  toggles when  $Q_0$  changes from 0 to 1
- $Q_2$  toggles when  $Q_1$  changes from 0 to 1



Step 4:- Truth-table

Click	(MSB) Q <sub>2</sub>	Q <sub>1</sub>	(LSB) Q <sub>0</sub>
0	0	0	0
1	1	1	1
2	1	1	0
3	1	0	1
4	1	0	0
5	0	1	1
6	0	1	0
7	0	0	1
8	0	0	0

Step 5:- Waveform






Q. Design and implement mod-5 asynchronous counter? (by default up counter)

Step 1:-  $2^n \geq N$


$$2^n \geq 5$$

$$n = 3$$

Step 2:- State diagram



Step 3:-



Asynchronous J/P's:-

Clear  $\rightarrow$  active low i.e.,  $1 \rightarrow 0$   $\left\{ \begin{array}{l} 1 \rightarrow 1 \\ 0 \rightarrow 1 \end{array} \right\}$  Output

Preset  $\rightarrow$   $0 \rightarrow 0$

(Independent of the clock)



20EECT-115

Registers

- Registers are used to store group of bits
- In order to store n-bit of data, minimum 'n' no. of flip-flops are required.


Shift Registers

SISO (Serial In Serial Out)

SIPO (Serial In Parallel Out)

PIPO (Parallel In Serial Out)

PIPO (Parallel In Parallel Out)


SISO (4 bit) (synchronous by nature)

Data	Q <sub>3</sub>	Q <sub>2</sub>	Q <sub>1</sub>	Q <sub>0</sub>	CLOCK (4 clock pulses)
1011	0	0	0	0	0
	1	0	0	0	↑
	1	1	0	0	↑
	0	1	1	0	↑
	1	0	1	1	↑



# Johnson Counter / Twisted Ring Counter / Switched Tail Counter

- ① Synchronous Counter
- ② Flip-flops are connected to same clock.
- ③ SISO - shift register with feedback



Truth-table:-

CLOCK	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	1	1	0	0
3	1	1	1	0
4	1	1	1	1
5	0	1	1	1
6	0	0	1	1
7	0	0	0	1
8	0	0	0	0

- After 8 clock pulses it starts repeating itself
- After every 2n clock pulse it repeat itself
- total no. of states =  $2^n$  where unused states =  $2^n - 2n$




# Ring Counter

① Synchronous Counter

② Shift register behaviour (SISO) with feedback

③ In ring counter the very first flip-flop o/p is going to be one. 1 & it will rotate with clock.



Preset	clock	QA	QB	QC	QD	clk
1	0	0	0	0	0	0
0	1	1	0	0	0	1
1	2	0	1	0	0	1
10	3	0	0	1	0	1
1	4	0	0	0	1	1
1	4	1	0	0	0	1

After 4 clock pulses it repeats itself.




20ECP-115

Designing of synchronous counter

Q Mod-8 synchronous Counter using J-K flipflop

Step 1:-  $2^n \geq N \Rightarrow 2^n \geq 8 \Rightarrow n=3$ 

Step 2:- state diagram

Step 3:- ~~Excit~~ Excitation table of JK flipflop

$Q_n$	$Q_{n+1}$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

Step 4:- Counter table

$J_c K_c$	$Q_A$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$J_A K_A$	$J_B K_B$
1X	0	0	0	0	0	1	0X	0X
X1	0	0	1	0	1	0	0X	1X
1X	0	1	0	0	1	1	0X	X0
X1	0	1	1	1	0	0	1X	X1
1X	1	0	0	1	0	1	X0	0X



$Q_A$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$J_A K_A$	$J_B K_B$	$J_C K_C$
1	0	1	1	1	0	X0	1X	X1
1	1	0	1	1	1	X0	X0	1X
1	1	1	0	0	0	X1	X1	X1

Step 5:- K-Map

$J_A =$

$Q_A$	$Q_B Q_C$	00	01	11	10
0		0	1	1	0
1		X	X	X	X

$Q_A$   $Q_B$   $Q_C$

0 1 1

1 1 1

X  $Q_B Q_C$

$K_A =$

$Q_A$	$Q_B Q_C$	00	01	11	10
0		X	X	X	X
1		4	X	1	6

$K_A = Q_B Q_C$


$J_B = Q_C$

$J_C = 1$

$K_B = Q_C$

$K_C = 1$

Step 6 :- Implementation









$Q_A$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$D_A$	$D_B$	$D_C$
1	0	1	x	x	x	x	x	x
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

Step 5:- K-Map

$$D_A = Q_B Q_C \quad 0 \rightarrow Q_A = 0$$

$$D_B = Q_C \quad 0 \rightarrow Q_B = 0$$

$$D_C = \bar{Q}_A \bar{Q}_C \quad 0 \rightarrow Q_C = 0$$

↻  
1


$$000 \rightarrow 001 \rightarrow 010$$

$$\begin{array}{c} Q_A Q_B Q_C \\ \boxed{100} \rightarrow 000 \\ \hookrightarrow 101 (\otimes) \end{array}$$




20ECT-115Random sequence

using T flip flop



Step 1:- Mod 5  $\Rightarrow 2^n \geq N \Rightarrow 2^n \geq 5 \Rightarrow n = 3$

Step 2:-Step 3:- Excitation Table:-

$Q_n$	$Q_{n+1}$	T
0	0	0
0	1	1
1	0	1
1	1	0

Step 4:- Counter Table:-

$Q_A$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$T_A$	$T_B$	$T_C$
0	0	0	0	0	0	0	0	0
0	0	1	0	1	0	0	1	1
0	1	0	1	0	0	1	1	0
0	1	1	x	x	x	x	x	x



$Q_A$	$Q_B$	$Q_C$	$Q_{A+1}$	$Q_{B+1}$	$Q_{C+1}$	$T_A$	$T_B$	$T_C$
1	0	0	0	0	0	1	0	0
1	0	1	x	x	x	x	x	x
1	1	0	x	x	x	x	x	x
1	1	1	x	x	x	x	x	x

Step 5:- K-Map

$$T_A = Q_A + Q_B$$

$$T_B = Q_C + Q_B$$

$$T_C = Q_A' Q_B'$$

Implementation (Step 6):-

